

# ADuM4190

# High Stability Isolated Error Amplifier


### FEATURES

- Stable over time and temperature
  - ▶ 0.5% initial accuracy
  - ▶ 1% accuracy over the full temperature range
- Compatible with Type II or Type III compensation networks
- Reference voltage: 1.225 V
- Compatible with DOSA
- ▶ Low power operation: <7 mA total
- Wide voltage supply range
  - V<sub>DD1</sub>: 3 V to 20 V
  - V<sub>DD2</sub>: 3 V to 20 V
- ▶ Bandwidth: 400 kHz
- ▶ Isolation voltage: 5 kV rms reinforced
- ► Safety and regulatory approvals
  - ▶ UL 1577
    - V<sub>ISO</sub> = 5000 V rms for 1 minute
  - IEC/EN 60950-1
  - ▶ IEC/CSA 60601-1
  - ▶ IEC/CSA 61010-1
  - ▶ CQC GB 4943.1
  - DIN EN IEC 60747-17 (VDE 0884-17)
  - V<sub>IORM</sub> = 645 V peak
- Wide temperature range
  - -40°C to +125°C ambient operation
  - 150°C maximum junction temperature

#### **APPLICATIONS**

- Linear feedback power supplies
- Inverters
- Uninterruptible power supplies (UPS)
- DOSA-compatible modules
- Voltage monitors

### FUNCTIONAL BLOCK DIAGRAM



### **GENERAL DESCRIPTION**

The ADuM4190<sup>1</sup> is an isolated error amplifier based on Analog Devices, Inc., *i*Coupler<sup>®</sup> technology. The ADuM4190 is ideal for linear feedback power supplies. The primary side controllers of the ADuM4190 enable improvements in transient response, power density, and stability as compared to commonly used optocoupler and shunt regulator solutions.

Unlike optocoupler-based solutions, which have an uncertain current transfer ratio over lifetime and at high temperatures, the ADuM4190 transfer function does not change over its lifetime and is stable over a wide temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C.

Included in the ADuM4190 is a wideband operational amplifier for a variety of commonly used power supply loop compensation techniques. The ADuM4190 is fast enough to allow a feedback loop to react to fast transient conditions and overcurrent conditions. Also included is a high accuracy 1.225 V reference to compare with the supply output setpoint.

The ADuM4190 is packaged in a wide body, 16-lead SOIC package for a reinforced 5 kV rms isolation voltage rating.

<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; and 7,075,329. Other patents pending.

Rev. A

DOCUMENT FEEDBACK

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.All Analog Devices products contained herein are subject to release and availability.

### TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Specifications	3
Package Characteristics	
Regulatory Information	4
Insulation and Safety Related Specifications	5
Recommended Operating Conditions	5
DIN EN IEC 60747-17 (VDE 0884-17)	
Insulation Characteristics	6
Absolute Maximum Ratings	7
ESD Caution	
Pin Configuration and Function Descriptions	8
Typical Performance Characteristics	9

Test Circuits	13
Applications Information	14
Accuracy Circuit Operation	14
Isolated Amplifier Circuit Operation	14
Application Block Diagram	15
Setting the Output Voltage	
DOSA Module Application	
DC Correctness and Magnetic Field	
Immunity	16
Insulation Lifetime	17
Outline Dimensions	18
Ordering Guide	18
Bandwidth Options	
Evaluation Boards	

### **REVISION HISTORY**

2/2025—Rev. 0 to Rev. A	
Changes to Features Section	1
Changes to Regulatory Information Section and Table 3	4
Changes to Table 4	5
Changed DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 Insulation Characteristics Section to DIN	
EN IEC 60747-17 (VDE 0884-17) Insulation Characteristics Section	6
Changes to DIN EN IEC 60747-17 (VDE 0884-17) Insulation Characteristics Section, Table 6, and	
Figure 2 Caption	6
Changes to Table 8	7
Changes to Insulation Lifetime Section	
Deleted Figure 37 to Figure 39	17
Updated Outline Dimensions	18
Added Bandwidth Options	

### 7/2013—Revision 0: Initial Version

 $V_{DD1} = V_{DD2} = 3 V$  to 20 V for  $T_A = T_{MIN}$  to  $T_{MAX}$ . All typical specifications are at  $T_A = 25^{\circ}C$  and  $V_{DD1} = V_{DD2} = 5 V$ , unless otherwise noted.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
ACCURACY	(1.225 V - EA <sub>OUT</sub> )/1.225 V × 100%; see Figure 27				
Initial Error	$T_A = 25^{\circ}C$		0.25	0.5	%
Total Error	$T_A = T_{MIN}$ to $T_{MAX}$		0.5	1	%
OP AMP				· · · · · · · · · · · · · · · · · · ·	
Offset Error		-5	±2.5	+5	mV
Open-Loop Gain		66	80	Ū	dB
Input Common-Mode Range		0.35		1.5	V
Gain Bandwidth Product		0.00	10	1.0	MHz
Common-Mode Rejection			72		dB
Input Capacitance			2		pF
Output Voltage Range	COMP pin	0.2	-	2.7	V
Input Bias Current		0.2	0.01		μA
REFERENCE			0.01		P/ 1
Output Voltage	0 mA to 1 mA load, C <sub>REFOUT</sub> = 15 pF				
Calput Voltage	$T_A = 25^{\circ}C$	1.215	1.225	1.235	V
	$T_A = T_{MIN}$ to $T_{MAX}$	1.213	1.225	1.237	V
Output Current	$C_{REFOUT} = 15 \text{ pF}$	2.0	1.220	1.201	mA
UVLO		2.0			
Positive Going Threshold			2.8	2.96	V
Negative Going Threshold		2.4	2.6	2.90	V
EA <sub>OUT</sub> Impedance	V <sub>DD2</sub> or V <sub>DD1</sub> < UVLO threshold	2.7	Ligh-Z		Ω
OUTPUT CHARACTERISTICS	See Figure 29		riigii-z		52
Output Gain <sup>1</sup>	From COMP to EA <sub>OUT</sub> , 0.3 V to 2.4 V, ±3 mA	0.83	1.0	1.17	V/V
Output Gain	From EA <sub>OUT</sub> to EA <sub>OUT</sub> , 0.3 V to 2.4 V, $\pm$ 3 mA	2.5	2.6	2.7	V/V V/V
	FIGHT EAOUT to EAOUT2, 0.4 V to 5.0 V, ±1 HA, VDD1 - 20	2.0	2.0	Z.1	V/V
Output Offset Voltage	From COMP to EA <sub>OUT</sub> , 0.3 V to 2.4 V, ±3 mA	-0.4	+0.05	+0.4	V
Calput Chool Vollage	From EA <sub>OUT</sub> to EA <sub>OUT2</sub> , 0.4 V to 5.0 V, $\pm 1$ mA, V <sub>DD1</sub> = 20	-0.1	+0.01	+0.1	V
	V	0.1	0.01		
Output Linearity <sup>2</sup>	From COMP to EA <sub>OUT</sub> , 0.3 V to 2.4 V, ±3 mA	-1.0	+0.15	+1.0	%
	From EA <sub>OUT</sub> to EA <sub>OUT2</sub> , 0.4 V to 5.0 V, ±1 mA, V <sub>DD1</sub> = 20	-1.0	+0.1	+1.0	%
	V				
Output −3 dB Bandwidth	From COMP to EA <sub>OUT</sub> , 0.3 V to 2.4 V, ±3 mA, and from				
	COMP to EA <sub>OUT2</sub> , 0.4 V to 5.0 V, $\pm 1$ mA, V <sub>DD1</sub> = 20 V				
A and S Grades		100	200		kHz
B and T Grades		250	400		kHz
Output Voltage, EA <sub>OUT</sub>	±3 mA output				
Low Voltage				0.4	V
High Voltage		2.4	2.5		V
Output Voltage, EA <sub>OUT2</sub>	±1 mA output				
Low Voltage	V <sub>DD1</sub> = 4.5 V to 5.5 V		0.3	0.6	V
	V <sub>DD1</sub> = 10 V to 20 V		0.3	0.6	V
High Voltage	V <sub>DD1</sub> = 4.5 V to 5.5 V	4.8	4.9		V
	V <sub>DD1</sub> = 10 V to 20 V	5.0	5.4		V
Noise, EA <sub>OUT</sub>	See Figure 15		1.7		mV rms
Noise, EA <sub>OUT2</sub>	See Figure 15		4.8		mV rms
POWER SUPPLY					
Operating Range, Side 1	V <sub>DD1</sub>	3.0		20	V

#### Table 1. (Continued)

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
Operating Range, Side 2	V <sub>DD2</sub>	3.0		20	V
Power Supply Rejection	DC, V <sub>DD1</sub> = V <sub>DD2</sub> = 3 V to 20 V	60			dB
Supply Current					
I <sub>DD1</sub>	See Figure 4		1.4	2.0	mA
I <sub>DD2</sub>	See Figure 5		2.9	5.0	mA

<sup>1</sup> Output gain is defined as the slope of the best-fit line of the output voltage vs. the input voltage over the specified input range, with the offset error adjusted out.

<sup>2</sup> Output linearity is defined as the peak-to-peak output deviation from the best-fit line of the output gain, expressed as a percentage of the full-scale output voltage.

### PACKAGE CHARACTERISTICS

Table 2.						
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
RESISTANCE						
Input-to-Output <sup>1</sup>	R <sub>I-O</sub>		10 <sup>13</sup>		Ω	
CAPACITANCE						
Input-to-Output <sup>1</sup>	CI-O		2.2		pF	f = 1 MHz
Input Capacitance <sup>2</sup>	CI		4.0		pF	
IC JUNCTION-TO-AMBIENT THERMAL RESISTANCE	θ <sub>JA</sub>		45		°C/W	Thermocouple located at center of package underside

<sup>1</sup> The device is considered a 2-terminal device; Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

<sup>2</sup> Input capacitance is from any input pin to ground.

### **REGULATORY INFORMATION**

The ADuM4190 certification approvals are listed in Table 3.

#### Table 3.

Table 0

UL	CSA	CQC	VDE
UL 1577 <sup>1</sup>	IEC/EN 60950-1	GB 4943.1	DIN EN IEC 60747-17 (VDE 0884-17) <sup>2</sup>
	Basic insulation, 870 V rms	Basic insulation, 800 V rms	
	Reinforced insulation, 435 V rms	Reinforced insulation, 400 V rms	
Single protection, 5000 V rms	IEC/CSA 61010-1		Reinforced insulation, 645 V peak
	Basic reinforcement, 600 V rms, Overvoltage Category IV		
	Reinforced insulation, 300 V rms, Overvoltage Category II		
	IEC/CSA 60601-1		
	Reinforced insulation (2 means of patient protection (MOPP)), 250 V rms		
File E214100	File 205078	Certificate No. CQC15001129480	Certificate No. 40011599

<sup>1</sup> In accordance with UL 1577, each ADuM4190 is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 sec (current leakage detection limit = 10 µA).

<sup>2</sup> In accordance with DIN EN IEC 60747-17 (VDE 0884-17), each ADuM4190 is proof tested by applying an insulation test voltage ≥ 1209 V peak for 1 sec (partial discharge detection limit = 5 pC). The asterisk (\*) marking branded on the component designates DIN EN IEC 60747-17 (VDE 0884-17) approval.

### INSULATION AND SAFETY RELATED SPECIFICATIONS

#### Table 4.

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		5000	V rms	1-minute duration
Minimum External Air Gap (Clearance) <sup>1, 2</sup>	L(I01)	8.7	mm	Measured from input terminals to output terminals, shortest distance through air along the PCB mounting plane, as an aid to PCB layout
Minimum External Tracking (Creepage) <sup>1</sup>	L(102)	8.7	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		18	μm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index) <sup>3</sup>	CTI	>400	V	DIN IEC 112/VDE 0303, Part 1
Isolation Group		П		Material Group per IEC 60664-1

<sup>1</sup> In accordance with IEC 62368-1/IEC 60601-1 guidelines for the measurement of creepage and clearance distances for a pollution degree of 2 and altitudes ≤2000 m.

<sup>2</sup> Consideration must be given to pad layout to ensure the minimum required distance for clearance is maintained.

<sup>3</sup> CTI rating for the ADuM4190 is >400 V and a Material Group II isolation group.

### **RECOMMENDED OPERATING CONDITIONS**

Table 5.							
Parameter	Symbol	Min	Max	Unit			
OPERATING TEMPERATURE	T <sub>A</sub>						
ADuM4190A/ADuM4190B		-40	+85	°C			
ADuM4190S/ADuM4190T		-40	+125	°C			
SUPPLY VOLTAGES <sup>1</sup>	V <sub>DD1</sub> , V <sub>DD2</sub>	3.0	20	V			
INPUT SIGNAL RISE AND FALL TIMES	t <sub>R</sub> , t <sub>F</sub>		1.0	ms			

<sup>1</sup> All voltages are relative to their respective grounds.

### DIN EN IEC 60747-17 (VDE 0884-17) INSULATION CHARACTERISTICS

This isolator is suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (\*) marking branded on the component designates DIN EN IEC 60747-17 (VDE 0884-17) approval.

Description	Test Conditions/Comments	Symbol	Characteristic	Unit	
Installation Classification per DIN VDE 0110					
For Rated Mains Voltage ≤ 150 V rms			I to IV		
For Rated Mains Voltage ≤ 300 V rms			I to III		
For Rated Mains Voltage ≤ 400 V rms			I to II		
Climatic Classification			40/105/21		
Pollution Degree per DIN VDE 0110, Table 1			2		
Maximum Repetitive Isolation Voltage		VIORM	645	V peak	
Maximum Working Insulation Voltage		VIOWM	456	V rms	
nput-to-Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{pd(m)}$ , 100% production test, $t_{ini}$ = 60 sec, $t_m$ = 10 sec, partial discharge < 5 pC	V <sub>pd(m)</sub>	1209	V peak	
nput-to-Output Test Voltage, Method A					
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.6 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	V <sub>pd(m)</sub>	1032	V peak	
After Input and/or Safety Tests Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	V <sub>pd(m)</sub>	1019	V peak	
Maximum Transient Isolation Voltage	V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t = 1 sec (100% production)	VIOTM	6000	V peak	
Maximum Impulse Voltage	Surge voltage in air, waveform per IEC 61000-4-5	VIMP	6000	V peak	
Maximum Surge Isolation Voltage	$V_{TEST} \ge 1.3 \times V_{IMP}$ (sample test), tested in oil, waveform per IEC 61000-4-5	V <sub>IOSM</sub>	10000	V peak	
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 2)				
Maximum Junction Temperature		Ts	150	°C	
Safety Total Dissipated Power		Ps	2.78	W	
Insulation Resistance at T <sub>S</sub>	V <sub>IO</sub> = 500 V	Rs	>10 <sup>9</sup>	Ω	




Figure 2. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, per DIN V VDE V 0884-17

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 7.

Parameter	Rating
Storage Temperature (T <sub>ST</sub> ) Range	-65°C to +150°C
Ambient Operating Temperature (T <sub>A</sub> ) Range	-40°C to +125°C
Junction Temperature Range	-40°C to +150°C
Supply Voltages <sup>1</sup>	
V <sub>DD1</sub> , V <sub>DD2</sub>	-0.5 V to +24 V
V <sub>REG1</sub> , V <sub>REG2</sub>	-0.5 V to +3.6 V
Input Voltages (+IN, -IN)	-0.5 V to +3.6 V
Output Voltages	
REF <sub>OUT</sub> , REF <sub>OUT1</sub> , COMP, EA <sub>OUT</sub>	-0.5 V to +3.6 V
EA <sub>OUT2</sub>	-0.5 V to +5.5 V
Output Current per Output Pin	-11 mA to +11 mA
Common-Mode Transients <sup>2</sup>	-100 kV/µs to +100 kV/µs

<sup>1</sup> All voltages are relative to their respective grounds.

<sup>2</sup> Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress

rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### Table 8. Maximum Continuous Working Voltage

Parameter	Мах	Unit	Constraint
AC Voltage			
Bipolar Wave- form	645	V peak	Reinforced insula- tion rating per IEC 60747-17 (VDE 0884-17)


Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NC = NO CONNECTION. CONNECT PIN 5 TO GND\_1; DO NOT LEAVE THIS PIN FLOATING.



#### Table 9. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage for Side 1 (3 V to 20 V). Connect a 1 µF capacitor between V <sub>DD1</sub> and GND <sub>1</sub> .
2, 8	GND <sub>1</sub>	Ground Reference for Side 1.
3	V <sub>REG1</sub>	Internal Supply Voltage for Side 1. Connect a 1 µF capacitor between V <sub>REG1</sub> and GND <sub>1</sub> .
4	REF <sub>OUT1</sub>	Reference Output Voltage for Side 1. The maximum recommended capacitance for this pin (CREFOUT1) is 15 pF.
5	NC	No Connection. Connect Pin 5 to GND <sub>1</sub> ; do not leave this pin floating.
6	EA <sub>OUT2</sub>	Isolated Output Voltage 2, Open-Drain Output. Connect a pull-up resistor between EAOUT2 and VDD1 for current up to 1 mA.
7	EA <sub>OUT</sub>	Isolated Output Voltage.
9, 15	GND <sub>2</sub>	Ground Reference for Side 2.
10	COMP	Output of the Op Amp. A loop compensation network can be connected between the COMP pin and the -IN pin.
11	-IN	Inverting Op Amp Input. Pin 11 is the connection for the power supply setpoint and compensation network.
12	+IN	Noninverting Op Amp Input. Pin 12 can be used as a reference input.
13	REFOUT	Reference Output Voltage for Side 2. The maximum recommended capacitance for this pin (CREFOUT) is 15 pF.
14	V <sub>REG2</sub>	Internal Supply Voltage for Side 2. Connect a 1 µF capacitor between V <sub>REG2</sub> and GND <sub>2</sub> .
16	V <sub>DD2</sub>	Supply Voltage for Side 2 (3 V to 20 V). Connect a 1 µF capacitor between V <sub>DD2</sub> and GND <sub>2</sub> .





Figure 4. Typical I<sub>DD1</sub> Supply Current vs. Temperature








Figure 6. +IN, -IN Input Bias Current vs. Temperature




Figure 7. REF<sub>OUT</sub> Accuracy vs. Temperature




Figure 8. EA<sub>OUT</sub> Accuracy vs. Temperature








Figure 9. Op Amp Offset Voltage vs. Temperature
















Figure 13. EA<sub>OUT</sub> Offset Voltage vs. Temperature




Figure 14. EA<sub>OUT2</sub> Offset Voltage vs. Temperature





Figure 15. Output Noise with Test Circuit 1 (10 mV/DIV), Channel 1 =  $EA_{OUT}$ , Channel 2 =  $EA_{OUT2}$ 








Figure 17. EA<sub>OUT</sub> Gain Distribution at 125°C




Figure 18. EA<sub>OUT</sub> Gain Distribution at -40°C




Figure 19. EA<sub>OUT</sub> Offset Voltage Distribution at 25°C




Figure 20. EA<sub>OUT</sub> Offset Voltage Distribution at 125°C




Figure 21. EA<sub>OUT</sub> Offset Voltage Distribution at -40°C




Figure 22. EA<sub>OUT</sub> Accuracy Voltage Distribution at 25°C




Figure 23. EA<sub>OUT</sub> Accuracy Voltage Distribution at 125°C




Figure 24. EA<sub>OUT</sub> Accuracy Voltage Distribution at -40°C




Figure 25. Output 100 kHz Signal with Test Circuit 3, Channel 1 = +IN, Channel 2 = EA<sub>OUT</sub>, Channel 3 = EA<sub>OUT2</sub>




Figure 26. Output Square Wave Response with Test Circuit 3, Channel 1 = +IN, Channel 2 = EA<sub>OUT</sub>, Channel 3 = EA<sub>OUT2</sub>

### **TEST CIRCUITS**




Figure 27. Test Circuit 1: Accuracy Circuit Using EA<sub>OUT</sub>




Figure 28. Test Circuit 2: Accuracy Circuit Using EA<sub>OUT2</sub>




Figure 29. Test Circuit 3: Isolated Amplifier Circuit

In the test circuits of the ADuM4190 (see Figure 27 through Figure 29), external supply voltages from 3 V to 20 V are provided to the  $V_{DD1}$  and  $V_{DD2}$  pins, and internal regulators provide 3.0 V to operate the internal circuits of each side of the ADuM4190. An internal precision 1.225 V reference provides the reference for the  $\pm 1\%$  accuracy of the isolated error amplifier. UVLO circuits monitor the  $V_{DDx}$  supplies to turn on the internal circuits when the 2.8 V rising threshold is met and to turn off the error amplifier outputs to a high impedance state when  $V_{DDx}$  falls below 2.6 V.

The op amp on the right side of the ADuM4190 has a noninverting +IN pin and an inverting –IN pin available for connecting a feedback voltage in an isolated dc-to-dc converter output, usually through a voltage divider. The COMP pin is the op amp output, which can be used to attach resistor and capacitor components in a compensation network. The COMP pin internally drives the Tx transmitter block, which converts the op amp output voltage into an encoded output that is used to drive the digital isolator transformer.

On the left side of the ADuM4190, the Rx block decodes the PWM signal that is output by the transformer and converts the signal into a voltage that drives an amplifier block; the amplifier block produces the error amplifier output available at the  $EA_{OUT}$  pin. The  $EA_{OUT}$  pin can deliver ±3 mA and has a voltage level from 0.4 V to 2.4 V, which is typically used to drive the input of a PWM controller in a dc-to-dc circuit.

For an application that requires more output voltage to drive its controller, the  $E_{AOUT2}$  pin can be used (see Figure 28). The  $E_{AOUT2}$  pin delivers up to ±1 mA with an output voltage of 0.6 V to 4.8 V for an output that has a pull-up resistor to a 5 V supply. If the  $E_{AOUT2}$  pull-up resistor is connected to a 10 V to 20 V supply, the output is specified to a minimum of 5.0 V to allow use with a PWM controller that requires a minimum input operation of 5 V.

### ACCURACY CIRCUIT OPERATION

See Figure 27 and Figure 28 for accuracy circuit operation. The op amp on the right side of the ADuM4190, from the –IN pin to the COMP pin, has a unity-gain bandwidth (UGBW) of 10 MHz. Figure 30, Bode Plot 1, shows a dashed line for the op amp alone and its 10 MHz pole.

Figure 30 also shows the linear isolator alone (the blocks from the op amp output to the ADuM4190 output, labeled as the linear isolator), which introduces a pole at approximately 400 kHz. This total Bode plot of the op amp and linear isolator shows that the phase shift is approximately  $-180^{\circ}$  from the -IN pin to the EA<sub>OUT</sub> pin before the crossover frequency. Because a  $-180^{\circ}$  phase shift can make the system unstable, adding an integrator configuration, consisting of a 2.2 nF capacitor and a 680  $\Omega$  resistor, helps to make the system stable (see Figure 27 and Figure 28).




Figure 30. Bode Plot 1: Op Amp and Linear Isolator

In Figure 31, Bode Plot 2, with an integrator configuration added, the system crosses over 0 dB at approximately 100 kHz, but the circuit is more stable with a phase shift of approximately  $-120^{\circ}$ , which yields a stable 60° phase margin. This circuit is used for accuracy tests only, not for real-world applications, because it has a 680  $\Omega$  resistor across the isolation barrier to close the loop for the error amplifier; this resistor causes leakage current to flow across the isolation barrier. For this test circuit only, GND<sub>1</sub> must be connected to GND<sub>2</sub> to create a return for the leakage current that is created by the 680  $\Omega$  resistor connection.




Figure 31. Bode Plot 2: Op Amp and Linear Isolator with Integrator Configuration

### **ISOLATED AMPLIFIER CIRCUIT OPERATION**

Figure 29 shows an isolated amplifier circuit. In this circuit, the input side amplifier is set as a unity-gain buffer so that the  $EA_{OUT}$  output follows the +IN input. The  $EA_{OUT2}$  output follows the  $EA_{OUT}$  output, but with a voltage gain of 2.6.

This circuit has an open-drain output, which should be pulled up to a supply voltage from 3 V to 20 V using a resistor value set for an output current of up to 1 mA. The  $EA_{OUT2}$  output can be used to drive up to 1 mA to the input of a device that requires a minimum

input operation of 5 V. The EA<sub>OUT2</sub> circuit has an internal diode clamp to protect the internal circuits from voltages greater than 5 V.

The gain, offset, and linearity of  $EA_{OUT}$  and  $EA_{OUT2}$  are specified in Table 1 using this test circuit. When designing applications for voltage monitoring using an isolated amplifier, review these specifications, noting that the 1% accuracy specifications for the isolated error amplifier do not apply. In addition, the  $EA_{OUT}$  circuit in Figure 29 is shown with an optional external RC low-pass filter with a corner frequency of 500 kHz, which can reduce the 3 MHz output noise from the internal voltage to the PWM converter.

### **APPLICATION BLOCK DIAGRAM**

Figure 32 shows a typical application for the ADuM4190: an isolated error amplifier in primary side control.




Figure 32. Application Block Diagram

The op amp of the ADuM4190 is used as the error amplifier for the feedback of the output voltage,  $V_{OUT}$ , using a resistor divider to the –IN pin of the op amp. This configuration inverts the output signal at the COMP pin when compared to the +IN pin, which is connected to the internal 1.225 V reference.

For example, when the output voltage,  $V_{OUT}$ , falls due to a load step, the divider voltage at the -IN pin falls below the +IN reference voltage, causing the COMP pin output signal to go high.

The COMP output of the op amp is encoded and then decoded by the digital isolator transformer block to a signal that drives the output of the ADuM4190 high. The output of the ADuM4190 drives the COMP pin of the PWM controller, which is designed to reset the PWM latch output to low only when its COMP pin is low. A high at the COMP pin of the PWM controller causes the latching PWM comparator to produce a PWM duty cycle output. This PWM duty cycle output drives the power stage to increase the V<sub>OUT</sub> voltage until it returns to regulation.

The power stage output is filtered by output capacitance and, in some applications, by an inductor. Various elements contribute to the gain and phase of the control loop and the resulting stability. The output filter components ( $L_0$  and  $C_0$ ) create a double pole;

the op amp has a pole at 10 MHz (see Figure 30), and the linear isolator has a pole at 400 kHz (see Figure 30 and Figure 31).

The output capacitor and its ESR can add a zero at a frequency that is dependent on the component type and values. With the ADuM4190 providing the error amplifier, a compensation network is provided from the –IN pin to the COMP pin to compensate the control loop for stability. The compensation network values depend on both the application and the components that are selected; information about the component network values is provided in the data sheet of the selected PWM controller.

The ADuM4190 has two different error amplifier outputs:  $EA_{OUT}$  and  $EA_{OUT2}$ . The  $EA_{OUT}$  output, which can drive ±3 mA, has a guaranteed maximum high output voltage of at least 2.4 V, which may not be sufficient to drive the COMP pin of some PWM controllers. The  $EA_{OUT2}$  pin can drive ±1 mA and has an output range that guarantees 5.0 V for a  $V_{DD1}$  voltage range of 10 V to 20 V, which works well with the COMP pin of many PWM controllers.

Figure 32 shows how to use the ADuM4190 to provide isolated feedback in the control loop of an isolated dc-to-dc converter. In this application block diagram, the loop is closed at approximately the 1.225 V reference voltage, providing  $\pm 1\%$  accuracy over temperature. The ADuM4190 op amp has a high gain bandwidth of 10 MHz to allow the dc-to-dc converter to operate at high switching speeds, enabling smaller values for the output filter components (L<sub>O</sub> and C<sub>O</sub>).

The 400 kHz bandwidth of the ADuM4190 error amplifier output offers faster loop response for better transient response than the typical shunt regulator and optocoupler solutions, which typically have bandwidths of only 25 kHz to 50 kHz maximum.

### SETTING THE OUTPUT VOLTAGE

The output voltage in the application circuit shown in Figure 32 can be set with two resistors in a voltage divider (see Figure 33).




Figure 33. Setting the Output Voltage

The output voltage is determined by the following equation:

$$V_{OUT} = V_{REF} \times (R_1 + R_2)/R_2$$
  
where  $V_{REF} = 1.225$  V.

analog.com

(1)

### DOSA MODULE APPLICATION

Figure 34 is a block diagram of a Distributed-power Open Standards Alliance (DOSA) circuit using the ADuM4190. The block diagram shows how to use the 1.225 V reference and the error amplifier of the ADuM4190 in a DOSA standard power supply module circuit to produce output voltage settings using a combination of resistors.

The 1.225 V reference of the ADuM4190 is specified for  $\pm 1\%$  over the  $-40^{\circ}$ C to  $\pm 125^{\circ}$ C temperature range. To set the output voltage of the module, use Table 10 to select the resistor values.

Two different ranges of V<sub>OUT</sub> can be implemented, V<sub>OUT</sub> > 1.5 V or V<sub>OUT</sub> < 1.5 V, depending on the required module. Table 10 shows two sets of resistor values for the V<sub>OUT</sub> > 1.5 V and V<sub>OUT</sub> < 1.5 V ranges; the second set of resistor values (where 5.11 k $\Omega$  resistors are used) consumes less current than the first set.




Figure 34. DOSA Module

Module Nominal Output	R3	R4	R5	R6
V <sub>OUT</sub> > 1.5 V	1 kΩ	1 kΩ	0 Ω	Open
V <sub>OUT</sub> < 1.5 V	1 kΩ	0 Ω	2.05 kΩ	1.96 kΩ
V <sub>OUT</sub> > 1.5 V	5.11 kΩ	5.11 kΩ	0 Ω	Open
V <sub>OUT</sub> < 1.5 V	5.11 kΩ	0 Ω	10.5 kΩ	10.0 kΩ

# DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. If the decoder receives no internal pulses for more than approximately 3  $\mu$ s, the input side is assumed to be unpowered or nonfunctional, and the isolator output is forced to a default high impedance state by the watchdog timer circuit. In addition, the outputs are in a default high impedance state while the power is increasing before the UVLO threshold is crossed.

The ADuM4190 is immune to external magnetic fields. The limitation on the magnetic field immunity of the ADuM4190 is set by the condition in which the induced voltage in the receiving coil of the transformer is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM4190 is examined because the internal regulators provide 3 V to operate the internal circuits of each side of the device.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at approximately 0.5 V, thus establishing a 0.5 V margin within which induced voltages are tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \sum \pi r_n^2, n = 1, 2, ..., N$$
(2)

where:

 $\beta$  is the magnetic flux density (gauss).  $r_n$  is the radius of the n<sup>th</sup> turn in the receiving coil (cm). *N* is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM4190 and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 35.




Figure 35. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This voltage is approximately 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and is of the worst-case polarity), the received pulse is reduced from >1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM4190 transformers. Figure 36 shows these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 36, the ADuM4190 is immune and can be affected only by extremely large currents operating at a high frequency very close to the component. For the 1 MHz example, a 0.7 kA current must be placed 5 mm away from the ADuM4190 to affect the operation of the device.




Figure 36. Maximum Allowable Current for Various Current-to-ADuM4190 Spacings

### INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation depends on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices conducts an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM4190.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 8 summarize the maximum continuous working voltages as per IEC 60747-17. Operation at these high working voltages can lead to shortened insulation life in some cases.

### **OUTLINE DIMENSIONS**




Figure 37. 16-Lead Standard Small Outline Package, with Increased Creepage [SOIC\_IC] Wide Body (RI-16-2) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Packing Quantity	Package Option
ADuM4190ARIZ	-40°C to +85°C	16-Lead SOIC_IC	Tube, 37	RI-16-2
ADuM4190ARIZ-RL	-40°C to +85°C	16-Lead SOIC_IC	Reel, 1000	RI-16-2
ADuM4190BRIZ	-40°C to +85°C	16-Lead SOIC_IC	Tube, 37	RI-16-2
ADuM4190BRIZ-RL	-40°C to +85°C	16-Lead SOIC_IC	Reel, 1000	RI-16-2
ADuM4190SRIZ	-40°C to +125°C	16-Lead SOIC_IC	Tube, 37	RI-16-2
ADuM4190SRIZ-RL	-40°C to +125°C	16-Lead SOIC_IC	Reel, 1000	RI-16-2
ADuM4190TRIZ	-40°C to +125°C	16-Lead SOIC_IC	Tube, 37	RI-16-2
ADuM4190TRIZ-RL	-40°C to +125°C	16-Lead SOIC_IC	Reel, 1000	RI-16-2

<sup>1</sup> Z = RoHS Compliant Part.

### **BANDWIDTH OPTIONS**

Model <sup>1</sup>	Bandwidth (Typical)
ADuM4190ARIZ	200 kHz
ADuM4190ARIZ-RL	200 kHz
ADuM4190BRIZ	400 kHz
ADuM4190BRIZ-RL	400 kHz
ADuM4190SRIZ	200 kHz
ADuM4190SRIZ-RL	200 kHz
ADuM4190TRIZ	400 kHz
ADuM4190TRIZ-RL	400 kHz

<sup>1</sup> Z = RoHS Compliant Part.

### **OUTLINE DIMENSIONS**

### **EVALUATION BOARDS**

Model <sup>1, 2</sup>	Description
EVAL-ADuM3190EBZ	Evaluation Board

<sup>1</sup> Z = RoHS Compliant Part.

 $^2$  The EVAL-ADuM3190EBZ can be used to evaluate the ADuM3190 and the ADuM4190.

